Warning: Use of undefined constant ‘doing_it_wrong_trigger_error’ - assumed '‘doing_it_wrong_trigger_error’' (this will throw an Error in a future version of PHP) in /home/users/mest/lastsunday-htdocs/wp-includes/functions.php on line 10
Warning: Use of undefined constant ‘__return_false’ - assumed '‘__return_false’' (this will throw an Error in a future version of PHP) in /home/users/mest/lastsunday-htdocs/wp-includes/functions.php on line 10
Warning: Cannot modify header information - headers already sent by (output started at /home/users/mest/lastsunday-htdocs/wp-includes/functions.php:10) in /home/users/mest/lastsunday-htdocs/wp-content/plugins/events-manager/em-ical.php on line 70
Warning: Cannot modify header information - headers already sent by (output started at /home/users/mest/lastsunday-htdocs/wp-includes/functions.php:10) in /home/users/mest/lastsunday-htdocs/wp-content/plugins/events-manager/em-ical.php on line 71
BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//wp-events-plugin.com//6.6.3//EN
TZID:America/New_York
X-WR-TIMEZONE:America/New_York
BEGIN:VEVENT
UID:81@mestcenter.org
DTSTART;TZID=America/New_York:20220119T120000
DTEND;TZID=America/New_York:20220119T130000
DTSTAMP:20240725T205729Z
URL:https://mestcenter.org/training/webinar-secure-mixed-signal-integrated
-circuits-protection-through-obfuscation/
SUMMARY:Webinar: Secure Mixed-Signal Integrated Circuits: Protection Throug
h Obfuscation
DESCRIPTION:Speaker: \nDr. Ioannis Savidis\, Associate Professor\, Drexel
University\nAbstract:\nThe globalization of the integrated circuit supply
chain has resulted in an increase in untrusted third parties\nthroughout t
he circuit design and manufacturing flow. Circuit obfuscation is explored
as a means\nto protect intellectual property (IP) in the digital\, analog\
, and RF domains. First\, an introduction to\npossible vulnerabilities of
digital and analog/RF IP is provided. Once primary threat models are defin
ed\,\ntechniques developed by my research group to protect digital circuit
s from reverse engineering and cloning\nare described. Specifically\, circ
uit techniques and methodologies developed to optimize logic locking of\nb
oth the combinatorial and sequential components of a digital circuit will
be discussed.\nThe second half of my presentation focuses on the challenge
s and benefits of securing analog and RF\ncircuit blocks. Design considera
tions for analog circuits significantly differ from digital blocks and inc
lude\ngreater precision in biasing conditions\, greater sensitivity to noi
se and temperature\, greater emphasis on\nsignal integrity\, tighter noise
margins\, and simultaneous consideration of multiple circuit parameters.
By\naccounting for these circuit considerations\, my research group has de
veloped techniques to obfuscate\ncircuit parameters including the gain\, b
andwidth\, target frequency\, and biasing points of analog blocks\,\nwhich
will be discussed as a means to prevent theft and reverse engineering. Th
e high level objective of\nthe presentation is to elicit a discussion on c
urrent and future research trends in the area of analog/RF\nmixed-signal I
P protection.\nSpeaker Bio:\n\n\nIoannis Savidis (S’03-M’13-SM’18) r
eceived the B.S.E. degree in electrical and computer engineering and biome
dical engineering from Duke University\, Durham\, NC\,USA\, in 2005\, and
the M.Sc. and Ph.D. degrees in electrical and computer engineering from th
e University of Rochester\, Rochester\, NY\, USA\, in 2007 and 2013\, resp
ectively. He is currently an Associate Professor with the Department of El
ectrical and Computer Engineering\, Drexel University\, Philadelphia\, PA\
, USA\, where he directs the Integrated Circuits and Electronics (ICE) Des
ign and Analysis Laboratory.\nHis current research interests include analy
sis\, modeling\, and design methodologies for high-performance digital and
mixed-signal integrated circuits\, power management and low-power design
for system-on-chip and microprocessor circuits\, IC hardware security and
trust\, analog circuit security and obfuscation\, and power and clock deli
very for heterogeneous 2-D and 3-D circuits.\nDr. Savidis is an Editorial
Board Member of the IEEE Transactions on Very Large Scale Integration Syst
ems\, the Microelectronics Journal\, and the Journal of Circuits\, Systems
and Computers. He serves on the organizing committees of the IEEE Interna
tional Symposium on Hardware Oriented Security and Trust (HOST)\, the Grea
t Lakes Symposium on Very Large Scale Integration (GLSVLSI)\, the Internat
ional Symposium on Circuits and Systems (ISCAS)\, and the International Ve
rification and Security Workshop (IVSW). He is a recipient of the 2018 NSF
CAREER Award for his proposal entitled\, “Parameter Obfuscation: A Nove
l Methodology for the Protection of Analog Intellectual\nProperty” and t
he 2019 DoD Defense University Research Instrumentation Program (DURIP) th
rough the Office of Naval Research for his proposal entitled\, “Testbed
for Experimental Validation of Security Techniques.”\n\n \n \nZoom Infor
mation:\nJoin Zoom Meeting\nhttps://ufl.zoom.us/j/904047693\n\nMeeting ID:
904 047 693\n\nOne tap mobile\n+16465588656\,\,904047693# US (New York)\n
+16699006833\,\,904047693# US (San Jose)\n\nDial by your location\n+1 646
558 8656 US (New York)\n+1 669 900 6833 US (San Jose)\nMeeting ID: 904 047
693\nFind your local number: https://ufl.zoom.us/u/ab5VOI6m6G\n\nJoin by
SIP\n904047693@zoomcrc.com\n\nJoin by H.323\n162.255.37.11 (US West)\n162.
255.36.11 (US East)\n221.122.88.195 (China)\n115.114.131.7 (India Mumbai)\
n115.114.115.7 (India Hyderabad)\n213.19.144.110 (EMEA)\n103.122.166.55 (A
ustralia)\n209.9.211.110 (Hong Kong)\n64.211.144.160 (Brazil)\n69.174.57.1
60 (Canada)\n207.226.132.110 (Japan)\nMeeting ID: 904 047 693\n\nJoin by S
kype for Business\nhttps://ufl.zoom.us/skype/904047693
ATTACH;FMTTYPE=image/jpeg:https://mestcenter.org/wp-content/uploads/2022/0
2/Savidis_2013_10_30-scaled.jpeg
CATEGORIES:Home Page,Webinars
END:VEVENT
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:STANDARD
DTSTART:20211107T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
END:STANDARD
END:VTIMEZONE
END:VCALENDAR