• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
MEST Center

MEST Center

National Microelectronic Security Training Center

  • Home
  • About Us
    • Highlights
    • Advisory Board
    • Careers
  • Contributors
  • Trainings & Schedule
    • Join us on nanoHUB!
    • Webinars
    • On-Site and Virtual Training
    • On-Campus Training
    • Certificate Programs
      • Micro Certificates
      • Macro Certificates
    • Courses
    • Modules
  • Contact Us

Secure Architecture Design

Course Description:

This course focuses on architecture-level vulnerabilities, secure architecture design principles and applications to modern microprocessors. Recent attacks such a Specter and Meltdown have revealed fundamental vulnerabilities in the way we design high-end microprocessors that power a wide range of devices from smartphones to cloud servers and supercomputers. This course examines some of these vulnerabilities, countermeasures and new secure design principles.

Topics to be covered:

  • Security vulnerabilities in speculative execution.
    • Branch prediction, exceptions, prefetching attacks.
  • Cache-based timing and covert channels.
    • Coherence and multi-processor side channels.
  • DRAM-based side channels, ORAM design.
  • Emerging architectures
    • GPU side channels.
    • Designing secure special-purpose accelerators.
  • Security as a first-class design constraint.

Hands-on approach:

  • RISC V based teaching platform, proof-of-concept exploits.

Schedule of the course will be available soon.

Stay in touch!

Join our LISTSERV

Join us on nanoHUB

  • LinkedIn
  • Email MEST Center
  • Join us on nanoHUB!