• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
MEST Center

MEST Center

National Microelectronic Security Training Center

  • Home
  • About Us
    • Highlights
    • Advisory Board
    • Diversity and Inclusion Statement
    • Careers
  • Contributors
  • Trainings & Schedule
    • Webinars
    • On-Site and Virtual Training
    • On-Campus Training
    • Certificate Programs
    • Courses
  • Contact Us

M3.A: Recycled FPGA Detection

May 1, 2022 by Antonio Villarreal


Objective: Recycled integrated circuits (ICs) are removed from scrapped printed circuit boards (PCBs) and their packages are “blacktopped” and/or remarked so that they can be sold as new parts. This module introduces IC aging phenomena and IC recycling, discusses modern FPGA look-up table (LUT) structure and usage, and provides a basic understanding of how to accurately detect recycled FPGAs in supervised and unsupervised classification scenarios by measuring LUT path delays from ring oscillators (ROs) programmed as macros into the FPGAs.

Target Audience: Government officers, Scientists

Prerequisite Knowledge and Skills:

  • basic programming (Verilog HDL), MATLAB
  • A FPGA board experience

Resources Provided at the Training | Deliverables:

  • Detailed description of set-ups used in training
  • A video demo of the module
  • Verilog and MATLAB scripts examples for analysis

 

Learning Outcome: By end of this course trainees will understand the how to accurately detect recycled FPGAs in supervised and unsupervised classification scenarios by measuring LUT path delays from ring oscillators (ROs) programmed as macros into the FPGAs.

MEST Center Associates

Copyright © 2022

Navigation

Home
About Us
Contributors
Trainings & Schedule
Contact Us