• Skip to main content
  • Skip to header right navigation
  • Skip to site footer
MEST Center

MEST Center

National Microelectronic Security Training Center

  • Home
  • About Us
    • Advisory Board
    • Contributors
    • Directory
  • Trainings
    • Join us on nanoHUB!
    • Webinars
    • Micro Certificates
    • Macro Certificates
    • Modules
  • Schedule
  • Contact Us
  • Partners
    • nanoHUB
    • SCALE

Asynchronous Design Practices for Secure Hardware

Course Description:

Asynchronous Circuits are known for their high-speed, low-power, low-EMI, and robustness. Which makes them attractive for secure HW applications. On the other hand, design, analysis and optimization of asynchronous circuits are not simple tasks using the commercially-available tools. This course provides deep understanding of the theory of self-timed systems,  asynchronous circuit design, and their advantages in HW security. Throughout the course, trainees will learn how to build complex asynchronous systems using the commercially-available tools.

Topics to be covered:

Part I: Theory of Self-Timed Systems:

  • Architecture of Asynchronous circuits
  • Data-Flow Control and Handshaking Protocols
  • Delay-Insensitive Circuits and Hazard-Free Logic
  • Synchronous-Asynchronous Interfacing and Metastability

Part II: Asynchronous Circuit Design:

  • Modeling of Asynchronous Circuit using HDL
  • Synthesis of Asynchronous Circuits using Commercial Flows
  • Timing/Power Analysis and Optimization
  • Case Study-I: Design of iCrypt (QDI AES Cryptoprocessor)
  • Case Study-II: Design of LCrypt(QDI Lightweight Cryptoprocessor)

Schedule of the course will be available soon.

  • LinkedIn
  • Email MEST Center
  • Join us on nanoHUB!